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Abstract 
Potential-induced degradation (PID) is characterized by the power loss of solar modules under high voltage stress across the 
module layer stack between framing/glass surface and solar cells. Standard silicon solar cells with a front side emitter may suffer 
from PID through massive shunting (PID-s) under high voltage stress conditions. PID was also reported in the past for cell 
concepts with a local emitter at the back side. For this case the underlying physical mechanism is not fully understood. 
In this contribution the PID effect is investigated for interdigitated back contact solar cells (IBC cells). Parts of the front side of 
the cells are exposed to high-voltage stress using a recently developed cell test setup at variable temperature, voltage and polarity. 
Cells are investigated by means of electroluminescence (EL), IR-thermography, illuminated and dark I-V measurements before 
as well as after PID tests. Cell fragments are investigated after PID stressing using the electron beam induced current (EBIC) 
method in combination with scanning electron microscopy (SEM). 
PID tests with a positive voltage respect to the grounded cell cause a locally degraded EL signal in the region where the PID 
stress was applied. In contrast, PID tests with the opposite polarity do not affect the EL behavior at all. I-V curves and 
thermography images indicate that PID stress does not significantly increase Rshunt. The local decrease of the EL intensity 
indicates increased non-radiative recombination. SEM/EBIC reveals neither local shunts nor distinct local degradation of the 
EBIC signal that could be attributed to PID tests with positive voltage. 
The results indicate a degradation process related to a degradation of the front side passivation layer (PID-p), in contrast to the 
well-known PID-s effect. Based on the results a model concept for PID-p of IBC solar cells is proposed. Accordingly, the 
potential impact on the module power output under the influence of high voltage stress is assessed. 
 
© 2014 The Authors. Published by Elsevier Ltd. 
Peer-review under responsibility of the scientific committee of the SiliconPV 2014 conference. 
 
 
* Corresponding author. Tel.: +49-345-5589-5113; fax: +49-345-5589-5999. 
E-mail address: volker.naumann@csp.fraunhofer.de 
© 2014 Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons.org/licenses/by-nc-nd/3.0/).
Peer-review under responsibility of the scientific committee of the SiliconPV 2014 conference
 Volker Naumann et al. /  Energy Procedia  55 ( 2014 )  498 – 503 499
Keywords: potential-induced degradation; PID; interdigitated back-contact solar cells; surface recombination 
1. Introduction 
Potential-induced degradation (PID) through shunting is known since 2010 for conventional wafer based 
crystalline solar cells with a front side n+-emitter [1]. The shunting is attributed to drift of Na+ ions through the SiN 
layer and consequent Na decoration of near-surface stacking fault defects in the Si crystal (PID-s) [2]. In contrast, 
the surface polarization effect observed and reported by Swanson et al. for solar modules containing interdigitated 
back contact (IBC) cells after high voltage stress with opposite polarity, is attributed to a buildup of negative surface 
charges leading to a degradation of the passivation at the front side of the n-doped basis through an increase of the 
minority charge carrier concentration [3]. 
In this work we aim for root cause analysis of PID at IBC cells, since a different degradation mechanism than 
PID-s is expected. It is intended to verify the degradation of the surface passivation (PID-p) by PID tests on cell 
level. These PID tests provide a basis for future direct measurements of the electrical surface recombination on cell 
level and further root cause analysis for PID-p with highly sensitive surface analyses methods. First steps towards a 
comprehensive understanding of PID-p are done by analogy to recent PID-s root cause analyses. 
In our study we apply high voltage stress to IBC solar cells at different temperatures. The degradation behavior 
after PID testing is characterized by electroluminescence (EL), thermography, I-V curve measurements and SEM 
with electron beam induced current (EBIC).  
2. Experimental 
IBC solar cells (n-Cz Si, 156x156 mm2) have been exposed to high-voltage stress conditions using a PIDcon cell 
test setup. A polymer foil and a 4x4 cm² piece of glass on top have been attached approximately to the center of the 
solar cells’ front side. The front side surface of the glass is covered with a metal electrode. The high voltage is 
applied to this electrode with respect to the cell, while the back contacts of the cell are shorted through the grounded 
metal base plate. The setup is heated to a fixed temperature. Voltage and temperature conditions have been kept 
constant throughout the test duration of 24 hours per PID test. After each PID test the polymer foil and glass has 
been carefully detached from the cell surface with the aid of clean water. 
Before and after PID stress the cells have been characterized by means of EL and I-V measurements under 
illumination (‘flasher’) and in the dark. Thermography images have been acquired using an IR sensitive camera 
under reverse bias. One cell has been cut into pieces for subsequent SEM/EBIC measurements. SEM with EBIC has 
been performed in a Hitachi SU70 equipped with the lock-in-EBIC system DISS5EBIC by point electronic. 
3. Results and discussion 
The PID test procedure has been applied to special IBC test cells fabricated by Bosch Solar Energy (not best 
grade IBC cells used in this work). In order to basically prove the influence of (i) polarity, (ii) magnitude of voltage 
and (iii) temperature during PID tests, the stress conditions have been chosen. Table 1 gives the PID test conditions 
for 24 hours. 
Table 1. PID test conditions. 
Cell Temperature [°C] Voltage of the upper electrode with respect to IBC cell [V] 
A 85 +600 
B 85 -600 
C 85 +300 
D 85 +1000 
E 25 +300 
F 25 +1000 
500   Volker Naumann et al. /  Energy Procedia  55 ( 2014 )  498 – 503 
 
Subsequent delamination of polymer foil and glass yields the solar cell front surface generally clean of 
contaminating adhesions. This allows comparative studies of electrical properties before and after PID testing. 
3.1. Electrical investigations of complete solar cells 
EL is used in order to get an impression of the behavior of investigated IBC cells under varied PID stress. The EL 
measurements of the IBC cells are shown in Fig. 1. The top row displays EL images before PID testing, and the 
bottom row exhibits EL images after PID testing, acquired under comparable conditions. The first column shows 
cell ‘A’ which was PID-stressed once for 24 hours with +600 V at the front glass surface with respect to the 
grounded rear side of the cell. Only round stains are found in the EL image before PID testing. After that there is a 
distinct signature of the polymer-glass probe with a decreased EL signal level. The signal is lowest at the edges of 
the probe. This effect is permanent at ambient conditions for at least one month (storage at room temperature in the 
dark). Beside the PID signature there is one crack and an interrupted contact within the degraded area, resulting 
from handling steps. The second column in Fig. 1 shows EL images of cell ‘B’ before and after a PID test with -
600 V. Obviously, the negative voltage does not affect the EL signal. Subsequent PID stress using +600 V at cell 
‘B’ results in similar behavior as for cell ‘A’ (not shown here). Cells ‘C’ to ‘F’ have all been stressed with positive 
voltage. For +300 V (cells ‘C’ and ‘E’) no effect of the PID test can be recognized, regardless of the test 
temperature. For +1000 V at 85 °C (cell ‘C’) a very intense degradation of the EL signal takes place where the 
polymer-glass probe was attached. At 25 °C the high voltage of +1000 V leads to a weakly reduced EL signal in the 
edge region of the polymer-glass probe (cell ‘F’). 
 
Fig. 1. EL images of IBC cells acquired before and after PID testing for different test conditions. High positive voltage stress at high temperature 
causes a locally reduced EL signal where the stress has been applied during PID test (cells A, D and F).    
 
EL images of IBC cells ‘D’ and ‘F’ exhibit a locally reduced EL intensity where the cells have been exposed to 
high positive voltage stress. IR images of the same cells do not show any temperature increase under 8 V reverse 
bias and therefore prove that shunting does not occur.  
 
Possible effects of the PID tests on general electrical parameters of the cells have been measured using a cell 
flasher setup. I-V curves under illumination are measured before and after PID tests at the six IBC cells (‘A’-‘F’) 
previously shown in the EL images (Fig. 1). The most important cell parameters evaluated from I-V curves are 
compared in Fig. 2. 
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Fig. 2. Cell parameters before and after PID tests. Isc exhibits a correlation between current loss due to PID test and applied test conditions. For 
the other parameters no significant correlation can be noticed.  
 
Basically, no major degradation has occurred due to the applied high voltage stress. Note that the PID stress has 
been applied to only approximately 1/16 of the cell surface. The best correlation between the degree of degradation 
and PID test conditions is recognized for the short circuit current Isc with up to 1 % relative loss for cell ‘D’. The 
open circuit voltage Voc has decreased by 1 to 5 mV for all test conditions with only a modest correlation to the 
applied PID test conditions. Series resistance Rs and shunt resistance Rshunt also exhibit no major degradation. 
Especially, shunting of the cells with any relation to PID is not observed. Therefore, the fill factor FF mainly 
remains unaffected. The cell efficiency   is mainly influenced by decreased Isc and Voc and shows a good 
correlation with test conditions. The highest degradation is observed at high temperature (85 °C) together with high 
positive voltage (+600 and +1000 V). PID tests at low temperature (25 °C) and/or low voltage (+300 V) result in 
almost unchanged cell efficiencies. Cell ‘B’ exhibits a slight reduction of the efficiency basically due to a significant 
drop of Voc. 
Generally, for all parameters shown in Fig. 2 an influence of handling steps cannot be excluded. In particular, Voc 
and Rs exhibit the same behavior for all cells regardless of the applied PID stress. Nevertheless, changes of Isc (and 
of the depending cell efficiency) show a good correlation to both the local EL signal losses as well as to the PID 
stress conditions. Together with EL data and considering the fact that only 1/16 of the cell area was stressed, the 
presented results indicate a degradation of the front side passivation as a function of the applied (positive) voltage 
stress. 
3.2. Microscopic investigations 
In the case of PID-s, stacking faults could be identified as the root cause for shunting by means of EBIC 
measurements. EBIC is employed in this work in order to determine whether PID-p is also caused by localized near-
surface defects or not. Electron microscopic images of the stressed front surface region of an IBC cell after a 24 
hour PID test at 85 °C and with +1000 V are shown in Fig. 3 (left: SEM, right: EBIC). The imaged region exhibits a 
reduced EL intensity like cell ‘D’ in Fig. 1. The EBIC measurement at this region does not give evidence for 
localized reduced charge carrier separation efficiency due to shunting of the p-n junction. The EBIC signal also does 
A:  T = 85 °C, V = +600 V C:  T = 85 °C, V = +300 V E:  T = 25 °C, V = +300 V 
B:  T = 85 °C, V = −600 V D:  T = 85 °C, V = +1000 V F:  T = 25 °C, V = +1000 V 
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not show any local defect within the PID affected region as it would be expected from possible near-surface stacking 
fault defects [2] that become recombination active through PID stress. From these microscopic results it can be 
concluded that the degradation effect should be rather related to an increased surface recombination, like proposed 
by Swanson et al. [1]. The reason might be an increased density of electronic Si surface defect states due to ion drift 
induced damage of the dielectric/Si interface, or charge accumulations being detrimental to the field effect 
passivation. 
 
Fig. 3. SEM (left) and EBIC (right) images of the front surface of an IBC cell after an IBC cell after a 24 hour PID test at 85 °C and with 
+1000V. The EBIC survey within this PID-p affected region reveals no hints for localized, PID-related defects. 
4. Conclusion 
Investigated IBC cells exhibit a reduction of the EL signal that can clearly be attributed to local PID stress under 
the influence of a positive voltage and elevated temperature. By contrast, negative voltage does not cause any 
signature in the EL image. Remarkably, this result is the opposite of the findings reported by Swanson et al. [3]. 
From I-V curve measurements it is concluded that shunting does not occur in either case which is expected taking 
the rear side p-n junction of the IBC cell design into account. Accordingly, in the proposed model the observed PID 
effect at IBC solar cells is attributed to a reduced passivation of the front surface (PID-p) and in consequence to 
increased charge carrier recombination. Increased recombination results in current losses at operating conditions. 
Further studies aiming at the surface recombination velocity and the clarification of corresponding degradation 
mechanisms will be conducted in future work. Regarding this, the PIDcon test has been proven to be suitable for 
PID testing of IBC cells. 
Although only ~1/16 of the cell surface was stressed during PID tests in this work, it can be concluded that the 
potential power loss due to PID-p is comparably low even after harsh high voltage stress. In particular, the potential 
power loss through PID-p is considered lower than that of PID-s known for conventional cells featuring a front side 
emitter. 
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